## Introduction

This application note discusses the design of an HFA1150 based amplifier for gains $\geq 2$, in a single 5 V supply application.
Table 1 shows the typical performance data for the HFA1150 with a 5 V supply. The two most important parameters that determine the design configuration are the Common Mode Input Range (CMIR) and the Output Voltage Swing. Violating either of these two specifications jeopardizes the design, and may prevent the user from achieving the performance listed in the rest of the table.

## Biasing the Amplifier for Gains $\geq 2$

Obviously, using a non rail-to-rail op amp in single supply applications requires that the amplifier input and output be biased in their useful range, typically to 2.5 V for a 5 V application. One way to accomplish this is to sum the bias voltage into the feedback network. Unfortunately, the bias voltage sees an inverting gain, so the required positive output offset voltage requires a negative input bias voltage, something not usually available in single 5 V systems.

A simple approach for solving the biasing problem utilizes AC coupling (see Application Note AN9757 for a discussion of DC coupled approaches) to superimpose the AC input signal on the desired DC bias voltage. A bias network on the op amp side of the coupling capacitor generates the voltage required to properly position the op amp input and output within the useful range.

## Using a High Impedance Bias Network

The circuit in Figure 1 biases the op amp input and output at 2.5 V to take full advantage of the HFA1150's CMIR and output swing capability. To properly center the input signal within the op amp's CMIR, $\mathrm{C}_{1}$ is needed to remove the input signal DC component, while the resistor divider formed by $R_{2}$ and $R_{3}$ establish the new $D C$ reference of 2.5 V . Choosing $5 k \Omega$ for $R_{2}$ and $R_{3}$ keeps the bias network current small (i.e., $\left.I_{\text {BIAS }}=5 /\left(R_{2}+R_{3}\right)=0.5 \mathrm{~mA}\right)$, and minimizes the load on the input signal source. Note that the $50 \Omega$ source termination resistor, if required, is placed on the source side of $C_{1} . C_{2}$ AC grounds the op amp's feedback network, which ensures that all DC voltages at the op amp's noninverting input (e.g., the bias voltage) see a gain of $1 . \mathrm{C}_{2}$ is a short for high frequencies, so the AC input signal gets the desired gain of $1+R_{5} / R_{4}$.

Without $\mathrm{C}_{2}$ (i.e., DC grounding the feedback network) the $D C$ and $A C$ components both get amplified by this factor, which presents an interesting challenge of trying to bias both the input and the output within the allowed range, especially at high gains. Consider a circuit with a desired signal gain of 5 . Centering the output at the desired 2.5 V midpoint, requires biasing the noninverting input at 0.5 V ; clearly a violation of the CMIR spec. With $\mathrm{C}_{2}$ utilized, the DC and AC gains are independent, so large AC gains are easily implemented.

As usual, there is a cost associated with the implementation. The large value bias resistors increase the amplifier's output offset voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) and low frequency noise level. The op amp's input current ( $\mathrm{I}_{\mathrm{B}}$ ) flows through the bias network creating an offset voltage that gets amplified by the $D C$ gain, so $V_{O S}=I_{B}{ }^{*}\left(R_{2} \| R_{3}\right)^{*} A_{V D C}=25 \mu A^{*} 2.5 \mathrm{k} \Omega^{*} 1=63 \mathrm{mV}$. Likewise, the amplifier's input noise current interacts with the bias resistors - and $\mathrm{C}_{1}$ 's impedance - to generate a noise voltage which gets amplified by the amplifier's AC gain. Fortunately, $\mathrm{C}_{1}$ 's impedance dominates (and reduces) the effective source impedance $\left(Z_{C_{1}}\left\|R_{2}\right\| R_{3}\right)$ value by $2 k H z$, which is significantly before $Z_{C 2}$ has much impact on increasing the AC gain.

## Using a Low Impedance Bias Network

The circuit in Figure 2 minimizes the offset voltage and low frequency noise increases associated with the previous approach. The operation of this circuit is essentially the same as Figure 1, except that a low output impedance DC supply provides the 2.5 V bias voltage. $\mathrm{R}_{1}$ provides the $50 \Omega$ source termination and $\mathrm{C}_{2}$ provides a good AC ground at the bias voltage. The low impedances of $R_{1}$ and the bias voltage supply minimize the offset voltage and low frequency noise contributions compared to the large bias resistors used in Figure 1.
Figures 3 and 4 illustrate the pulse and frequency responses for the HFA1150 in the two circuits discussed above. Note that $\mathrm{V}_{\text {OUT }}$ in Figure 3 centers on 1.25 V , due to the voltage divider action of the double termination.

TABLE 1. HFA1150 SINGLE 5V PERFORMANCE DATA

| PARAMETER | TYPICAL VALUE <br> (SOIC, $R_{F}=750 \Omega$ ) | TYPICAL VALUE <br> (SOT-23, $R_{F}=668 \Omega$ ) |
| :--- | :---: | :---: |
| Common Mode Input Range | 1 V to 4 V | 1 V to 4 V |
| -3 dB BW $\left(\mathrm{A}_{\mathrm{V}}=+2\right)$ | 267 MHz | 225 MHz |
| Gain Flatness (to $\left.50 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=+2\right)$ | $\pm 0.1 \mathrm{~dB}$ | $\pm 0.08 \mathrm{~dB}$ |
| Output Voltage $\left(\mathrm{A}_{\mathrm{V}}=-1\right)$ | 1 V to 3.8 V | 1 V to 3.8 V |
| Slew Rate $\left(\mathrm{A}_{\mathrm{V}}=+2\right)$ | $420 \mathrm{~V} / \mu \mathrm{s}$ | $330 \mathrm{~V} / \mu \mathrm{s}$ |
| 0.1\% Settling Time | 30 ns | 30 ns |
| Supply Current | 3.4 mA | 3.4 mA |



FIGURE 1. HFA1150 WITH $A_{V}=+2$ AND A HIGH IMPEDANCE BIAS NETWORK


FIGURE 3. HFA1150 TRANSIENT RESPONSE FOR CIRCUITS IN FIGURES 1 AND 2

FIGURE 2. HFA1150 WITH $A_{V}=+2$ AND A LOW IMPEDANCE BIAS NETWORK


FIGURE 4. HFA1150 FREQUENCY RESPONSEFOR CIRCUITS IN FIGURES 1 AND 2

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

[^0]For information regarding Intersil Corporation and its products, see web site www.intersil.com


[^0]:    Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

